riscv: Use Qemu and update to ISA v1.10

- remove Spike/BBL support in favour of Qemu (>=4.2.1)
- add 'riscv_qemu' board, remove 'spike' board'
- update to privileged ISA v1.10 (from v1.9.1)
- use direct system calls for privileged core threads (they call into
  the kernel and don't use mode changing system calls, i.e. 'ecall',
  semantics)
- use 'OpenSBI' semtantics for SBI calls (to machine mode) instead of
  BBL

issue #4012
This commit is contained in:
Sebastian Sumpf
2021-02-10 08:31:39 +01:00
committed by Norman Feske
parent 18e282ab8a
commit fd0e6685fc
46 changed files with 393 additions and 453 deletions

View File

@@ -1,9 +1,11 @@
# local variable for run-tool arguments used for running scenarios in Qemu
QEMU_RUN_OPT := --include power_on/qemu --include log/qemu
# kernel to use
KERNEL ?= hw
# board to use
BOARD ?= spike
# board to use (riscv_qemu)
BOARD ?= riscv_qemu
# local variable for run-tool arguments that depend on the used board
BOARD_RUN_OPT(spike) = --include image/bbl --include power_on/spike --include log/spike
BOARD_RUN_OPT(riscv_qemu) = $(QEMU_RUN_OPT)